

AD-A039 138

FOREIGN TECHNOLOGY DIV WRIGHT-PATTERSON AFB OHIO
PRINCIPLES OF THE INTERWORKING OF THE CST-72 TELEMECHANICS SYST--ETC(U)
OCT 76 J LIPINSKI, J GAZY, W SCHIELMANN
FTD-ID(RS)I-1439-76

F/G 17/2

UNCLASSIFIED

NL

1 OF 1
AD
A039138



END

DATE
FILMED
5-77

AD-A039138

FTD-ID(RS)I-1439-76

1
NW

FOREIGN TECHNOLOGY DIVISION



PRINCIPLES OF THE INTERWORKING OF THE CST-72 TELEMECHANICS
SYSTEM CENTRAL STATION WITH THE MERA-302 MINICOMPUTER

by

J. Lipinski, J. Gazy, W. Schielmann



DDC
RECEIVED
MAY 10 1977
REGISTED
D

Approved for public release;
distribution unlimited.

FTD-~~NT~~

ID(RS)I-1439-76 ✓

EDITED TRANSLATION

FTD-ID(RS)I-1439-76

13 October 1976

7YD-76-C-001029

PRINCIPLES OF THE INTERWORKING OF THE CST-72
TELEMECHANICS SYSTEM CENTRAL STATION WITH THE
MERA-302 MINICOMPUTER

By: J. Lipinski, J. Gazy, W. Schielmann

English pages: 7

Source: Pomlary Automatyka Kontrola, Nr 6, 1976,
PP. 200-201.

Country of origin: POLAND

Requester: FTD/ETCK

Translated by: Dale A. Bostad

Approved for public release; distribution un-
limited.

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:

TRANSLATION DIVISION
FOREIGN TECHNOLOGY DIVISION
WP-AFB, OHIO.

FTD-~~NT~~

ID(RS)I-1439-76

Date 13 Oct 19 76

FIRST LINE OF TEXT

PRINCIPLES OF THE INTERWORKING OF THE CST-72 TELEMECHANICS SYSTEM CENTRAL STATION WITH THE MERA-302 MINICOMPUTER

Jerzy Lipinski, Engineer, M.A., Jaromir Gazy, Engineer, M.A.
Waldemar Schielmann, Engineer
Institute of Oil Production and Gas Engineering, Krakow

FIRST LINE OF TITLE

This paper presents the idea and the specific solution of the units that permit the link-up of the MERA-302 minicomputer with the CST-72 central station. The principles of information exchange between the two systems are described. The concept presented allows for the interworking of the CST-72 system with any type of machine adapted for real-time operation. The paper is a continuation of the cycle dealing with the application of CST-72 telemechanics at the Municipal Gas Management in Warsaw [3].

The configuration shown in Figure 1 shows the arrangement of systems adopted for realizing the interworking of the CST-72 system central station with the MERA-302 minicomputer. The basic elements are the CST-72 central station interface and the control unit of the MERA-302 computer.

5
4
3
2
1
0

5
4
3
2
1
0

STOP HERE

STOP HERE

FIRST LINE OF TEXT





Figure 1. Link-up of the CST-72 central station with the MERA-302 minicomputer.

Key: (1) central station; (2) central unit

CST-72 Interface Unit

The task of the unit is to act as a mediator in the two-way exchange of information between the MERA-302 (henceforth called the JC) and all other systems of the central station. Information exchange occurs through the buffer registers in the interface. The exchange is controlled by the JC central unit which addresses the input and output channels. The additional task of the unit is to permit testing (from the front plate of the interface panel) of all external systems by means of addresses and information given by switches. The interface can interwork with the JC with a word length of 8, 12, or 16 bits; the shortest word (8 bits) determines the interface structure.

The block diagram of the interface is shown in Figure 2.



FIRST LINE OF TEXT




Figure 2. Block diagram of the CST-72 central station interface system.

Key: (1) write-in; (2) read

A distinction is made between the addresses of external devices transmitted from the JC through the address register of interface RW_b to the devices, and specific information transmitted from the JC through the RW_a register and to the JC through the register RW_c . The signals of the address register RW_b and the information register RW_a are designated jointly 15.....0 as a single 16-bit word. The division into an address and information part is not fixed; the word configurations vary for different external devices. However it is always true that at least the three highest-order bits refer to the address. With a 16-bit machine word length the registers RW_a and RW_b can be considered as a single 16-bit register with a parallel input controlled by signal $AD1 + AD2$.

STOP HERE

(3)

STOP HERE

FIRST LINE OF TEXT

The address information written into the registers is decoded in decoders DAJ for the purpose of creating the following address groups:

- (1) F7.....F0
- (2) F7...M0
- (3) N3...N0
- (4) P3...P0

The group of address signals F7...F0 is gated by pulse F. As a result of this in the address devices the signals F7..F0 play the role of pulses with respect to the longer lasting (static) signals of groups M, N, and P.

The following devices are used when information is transferred to the JC:

- buffer register RW_c
- a two-stage gated logical adder which allows the selection of one 8-bit word from the 10
- two buffer registers R1 memorizing calls from external devices.

The operation of the devices is based on the principle that address signals M and N are selected in module $\Sigma 1$ according to the word supplied at the input of buffer register RW_c , and pulse F7 enters the word into the register. The write-in into the RW_c and the transfer from the RW_c to the JC are separate operations in the JC program.

Call signals of external devices are memorized in registers R1. For call identification the states of registers R1 are entered into the JC through register RW_c .

Module USI comprises the control system generating signals that control the operation of individual modules.

The state of the buffer registers can be reproduced during testing by means of control lamps; the signals of the register states are amplified in modules W-200.

Control Unit

STOP HERE

STOP HERE

The JS communicates with the interface unit of the JC arithmometer channel by means of an 8-bit machine word; it has sent a 16-bit word to the SC interface unit, collecting an 8-bit word from it. The JS can control many operations simultaneously that are not connected with data transmission; but, it can control only one data transmission operation.

The diagram illustrates the control system for the 16-bit adder of the K17.00.2 microprocessor. It shows the internal logic of the control unit, including address and data buses, control signals, and the adder and register components.

Address Bus (Szyba adresowa): Consists of 15 lines (15...0). It is connected to the $AD1+AD2$ input of the U_{S1} decoder, which outputs a control signal F . The address bus also provides inputs to four decoders (DAJ):

- 15...13 to DAJ for outputs $F7...F0$
- 12...10 to DAJ for outputs $M7...M0$
- 9,8 to DAJ for outputs $N3...N0$
- 7,6 to DAJ for outputs $P3...P0$

The 15...0 address bus also provides inputs to two decoders (DAJ):

- 15...13 to DAJ for outputs $F7...F0$
- 12...10 to DAJ for outputs $M7...M0$
- 9,8 to DAJ for outputs $N3...N0$
- 7,6 to DAJ for outputs $P3...P0$

Data Bus (Szyba informacyjna): Consists of 16 lines (15...0). It is connected to the U_{S1} decoder, which outputs a control signal F . The data bus also provides inputs to four decoders (DAJ):

- 15...13 to DAJ for outputs $F7...F0$
- 12...10 to DAJ for outputs $M7...M0$
- 9,8 to DAJ for outputs $N3...N0$
- 7,6 to DAJ for outputs $P3...P0$

Control Signals: The control unit receives signals from the U_{S1} decoder, which outputs a control signal F . The control unit also receives signals from the U_{S1} decoder, which outputs a control signal F .

Registers and Adder: The control unit includes two registers, $R1-1$ and $R1-2$, which are 16-bit registers. They are connected to the Σ adder, which is a 16-bit adder. The adder has inputs M and N , and outputs Σ and $\Sigma Zgłoszeri$. The adder is connected to the Σ adder, which is a 16-bit adder.

Other Components: The control unit includes a $W-200$ component, which is a 16-bit register. It is connected to the Σ adder, which is a 16-bit adder. The control unit also includes a $W-200$ component, which is a 16-bit register.

Legend: The diagram includes a legend for the components: U_{S1} (decoder), DAJ (decoder), $R1-1$ and $R1-2$ (registers), Σ (adder), $W-200$ (register), $\Sigma Zgłoszeri$ (adder output), F (control signal), M and N (data inputs), Σ (adder output), $\Sigma Zgłoszeri$ (adder output).

Source: PAK K17.00.2

Key: (1) address bus; (2) information bus; (3) 8 input bits;
(4) 16 calls; (5) ∞ calls; (6) operation; (7) control

Information Transfer

There are two operations in the transfer of information from the JC to the SC. First of all it is necessary to write in, from bus BY0..7 to buffer register R1 the information word INF7..0. On bus BA0..3 appears the first JS address. After decoding in the decoder of address DA pulse JS1 is generated. The appearance of pulse JS1 when the instruction PISZ ZNAK (A) [WRITE SIGN], the signal STAT, and the strobing pulse I are present generates in the control system US the write-in signal WPIS1 which writes the information word into the buffer register R1.

Next it is necessary to write in, also from bus BY0...7, the address word ADR15⁸ into register R2. On bus BA0 ..3 appears a second JS address.

After decoding In the decoder of address DA pulse JS2 is generated. The appearance of pulse JS2 in the presence of the instruction PISZ ZNAK (A), signal STAT, and strobing pulse I generates in the control system US the pulse WPIS 2. Pulse WPIS 2 writes the address word into buffer register R2. The rear slope of pulse WPISZ 2 generates, through the US control system, the signal AD1 +AD2 which rewrites the 16-bit word from both buffer registers R1 and R2 into buffer registers RW_a and RW_b of the SC interface unit.

Information Gathering

There are also two operations when information is collected from the SC into the JC. First of all, in the same way as earlier described, the address of the device ADR15..8 from which information is to be collected is sent to the SC. The information is written into the buffer register RW_c of the SC interface unit and appears on the input busses of the JS as INFO...7.

Next, the first address of the JS appears on busses BA0...3. After decoding In the decoder of address DA, pulse JS1 is generated.

The appearance of pulse JS1 when the instruction CZYTAJ ZNAK (A) [READ SIGN] and the signal STAT are present creates in the control system US the signal CZYTAJ [READ] and its being sent to the adder S2x8. The signal CZYTAJ causes information INFO..7

to be sent to the output busses of the JS BE0...7.

Word of the State

The JS creates the word of the device's state with an 8-bit length, which reflects the actual state of the control unit. Separate bits of the word of state are connected with devices in the JS which the JC channel must be informed about. The word of state is created in the register of the word of state of the RSS. The following positions in the register of the word of state account for individual events.

Position 0: BN-the central station is inoperative (tested from the back-up system). This position is established by the front of pulse P-REZ (Fig 3) coming from the SC, and set to zero by the rear slope of the same pulse.

Position 1: BZ-JS is inoperative (is in the process of executing a transmission initiated through the channel). This position is established by pulse WPIS1 or WPIS2, and set to zero by instruction PISZ ZNAK.

The remaining positions of the word of state are constantly made zero. The situation when individual positions of the word of state take on value "1" can be signaled using interrupt U_L . The channel is informed by line B when there is a non-zero word of state.

Final Considerations

The control unit described has been developed and mounted in the JS panel of the MERA-302 ^{mini} Computer. The use of the system for several months has confirmed the correctness of the adopted solutions for using intermediary systems in the transfer of information between the MERA-302 computer and the CST-72 system central station.

Bibliography

- [1] Dokumentacja techniczno-ruchowa automatu obrachunkowego MERA 302, t. 3 — opisy funkcjonalne i techniczne ZWPP „Era”.
- [2] Syrczyński A. i in.: Opracowanie dokumentacji stacji centralnej CST-72. Instytut Gazownictwa. Warszawa, 1972.
- [3] Gozy J., Lipiński J., Schielmann W.: Zastosowanie komputerowego systemu CST-72 w Miejskiej Dyspozycji Gazem w Warszawie. Pomiar, Automatyka, Kontrola, 1976, nr 5.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
FTD-ID(RS)I-1439-76 ✓		
4. TITLE (and Subtitle)		5. TYPE OF REPORT & PERIOD COVERED
PRINCIPLES OF THE INTERWORKING OF THE CST-72 TELEMECHANICS SYSTEM CENTRAL STATION WITH THE MERA-302 MINICOMPUTER		Translation
7. AUTHOR(s)		6. PERFORMING ORG. REPORT NUMBER
J. Lipinski, J. Gazy, W. Schielmann		
9. PERFORMING ORGANIZATION NAME AND ADDRESS		8. CONTRACT OR GRANT NUMBER(s)
Foreign Technology Division Air Force Systems Command U. S. Air Force		
11. CONTROLLING OFFICE NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		12. REPORT DATE
		1976
		13. NUMBER OF PAGES
		7
		15. SECURITY CLASS. (of this report)
		UNCLASSIFIED
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		
Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)		
09; 05		

DD FORM 1 JAN 73 1473

EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

DISTRIBUTION LIST
DISTRIBUTION DIRECT TO RECIPIENT

ORGANIZATION	MICROFICHE	ORGANIZATION	MICROFICHE
A205 DMATC	1	E053 AF/INAKA	1
A210 DMAAC	2	E017 AF/RDQLR-W	1
B344 DIA/DS-4C	8	E404 AEDC	1
C043 USAMIIA	1	E408 AFWL	1
C509 BALLISTIC RES LABS	1	E410 ADTC	1
C510 AIR MOBILITY R&D	1	E413 ESD	2
LAB/FIO		FTD	
C513 PICATINNY ARSENAL	1	CCN	1
C535 AVIATION SYS COMD	1	ETID	3
C557 USAIIC	1	NIA/PHS	1
C591 PSTC	5	NICD	5
C619 MIA REDSTONE	1		
D008 NISC	1		
H300 USAICE (USAREUR)	1		
P005 ERDA	2		
P055 CIA/CRS/ADD/SD	1		
NAVORDSTA (50L)	1		
NAVWPNSCEN (Code 121)	1		
NASA/KSI	1		
544 IES/RDPO	1		
AFIT/LD	1		